



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/546,620	08/23/2005	Takashi Kariya	276730US90PCT	4465

22850 7590 12/14/2009  
OBLON, SPIVAK, MCCLELLAND MAIER & NEUSTADT, L.L.P.  
1940 DUKE STREET  
ALEXANDRIA, VA 22314

EXAMINER
----------

DINH, TUAN T

ART UNIT	PAPER NUMBER
----------	--------------

2841

NOTIFICATION DATE	DELIVERY MODE
-------------------	---------------

12/14/2009

ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

patentdocket@oblon.com  
oblonpat@oblon.com  
jgardner@oblon.com



## DETAILED ACTION

### ***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakamoto et al. (cited in the record) in view of Jones et al. (U.S. Patent 5,541,450).

As to claim 1, Sakamoto et al. discloses a multi-layer printed wiring board as shown in figure 1 comprising:

a first substrate (12, 11b) having an opening (15) and a plurality of terminals (pads or wirings/lands on top surface of substrate 12, 11b),

a second substrate (11a, 12) laminated to the first substrate (12, 11b) having a plurality of terminals (the pads or lands on a bottom surface of the substrate 12) and having a metallic layer portion (electrodes 22) positioned in the opening (15) of the first substrate (12, 11b), and a plurality of non-through holes (see figure 1) filled with conductive materials (14) and electrically connected to the metallic layer portion (22), a carrier board (16) having terminals (21) formed in the opening and connected to the metallic layer portion (22) of the second substrate (11a).

Sakamoto does not specific disclose an IC formed in the opening having terminals opposite side of the metallic layer such that the metallic layer and non-through holes of the second substrate being irradiate heat generated by the IC component.

Jones shows a BGA semiconductor package (30) as shown in figure 2 comprising a first substrate (31) having an opening (33) loaded with an IC (18) having terminals (22) formed on top surface of the IC (18), the IC (18) formed on a metallic layer portion (36, see column 3, line 34).

It would have been obvious to one having ordinary skill in the art at the time was made to have a teaching of Jones employed in the wiring board of Sakamoto et al. in order to form a multi-electronic/chip package.

Regarding claims 3-4, Sakamoto et al. as modified by Jones discloses in figure 1 that the external terminals of the first substrate (12, 11b) disposed offset the external terminals of the second substrate (11a), the first substrate having a plurality of conductive non-through holes (14) connected to the external terminals (top surface of layer 12) and the second substrate having a plurality of conductive non-through holes (14) connected to the external terminals of the second substrate (bottom surface of the bottom layer 12), the conductive non through holes (14) of the first and second substrates are offset each other, see figure 1.

Regarding claims 7-8, 11, Sakamoto et al. as modified by Jones discloses a plurality of bonding pads (37) capable of being rectangular shape of the first substrate provided for the IC (18) having wire bond (44) connected on the pads (37) and the through holes (39) formed underneath of the pads.

It would have been obvious to one having ordinary skill in the art at the time was made to have a teaching of Jones employed in the wiring board of Sakamoto et al. in order to provide an electrical connection.

Regarding claim 18, Sakamoto et al. as modified by Jones that discloses the terminals of the first substrate (12, 11b) are position in a peripheral form surrounding the IC component, and the terminals (14) of the second substrate (11a, 12) are position in a grid form (LGA).

Regarding claims 19-20, Sakamoto as modified by Jones that discloses the IC component (18) has a bottom portion of which an entire surface of the bottom portion of the IC component is loaded over the metallic layer portion (36) of Jones in the second substrate, and the first substrate (31) has a plurality of terminals (37, 41) positioned to be connected to the plurality of terminals of the IC component (18) by wire-bonded connected, and the external terminals and terminals in the first substrate are positioned to face the opposite side of the metallic layer portion of the second substrate. It would have been obvious to one having ordinary skill in the art at the time was made to have a teaching of Jones employed in the wiring board of Sakamoto et al. in order to form a multi-electronic/chip package.

3. Claims 6, 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakamoto et al. in view of Jones as applied to claims above, and further in view of Londa (as in record).

Regarding claims 6, 12, Sakamoto et al. as modified by Jones discloses all of the limitation of the claimed invention except for solder bumps formed on the pads of each

Art Unit: 2841

of the substrate. Londa teaches a MCM package as shown in figure 2 that comprising solder bump (74, 92) formed on pads of each of the substrate.

It would have been obvious to one having ordinary skill in the art at the time was made to have a teaching of Londa employed in the wiring board of Sakamoto et al. in view of Jones in order to form a BGA package or make an electrical connection.

### ***Response to Arguments***

4. Applicant's arguments filed 08/20/09 have been fully considered but they are not persuasive.

Applicant argues:

The Office Action states that "Sakamoto et al. discloses a multi-layer printed wiring board as shown in figure 1 comprising ... a second substrate (1 la, 12) laminated to the first substrate (12, 1 lb) having a plurality of terminals ... and having a metallic layer portion (electrodes 22) positioned in the opening (15) of the first substrate (12, 1 lb), and a plurality of non-through holes (see figure 1) filled with conductive materials (14) and electrically connected to the metallic layer (22), a carrier board (16) having terminals (21) formed in the opening and connected to the metallic layer (22) of the second substrate (11 a)" but "Sakamoto does not specific **[sic]** disclose an IC formed in the opening having terminals opposite side of the metallic layer such that the metallic layer and non-through holes of the second substrate **being [sic]** irradiate heat generated by the IC component." The Office Action concludes that because "Jones shows a BGA semiconductor package (30) as shown in figure 2 comprising a first substrate (31) having an opening (33) loaded with an IC (18) having terminals (22)

Art Unit: 2841

formed on top surface of the IC (18), the IC (18) formed on a metallic layer portion ...,"

"[i]t would have been obvious ... to have a teaching of Jones employed in the wiring board of Sakamoto et al. in order to form a multi-electronic/chip package."

However, it is respectfully submitted that Sakamoto et al. and Jones et al. do not teach or suggest "a second substrate laminated to the first substrate and having a plurality of external terminals positioned to be connected to a mother board, the second substrate having a metallic layer portion in the opening of the first substrate and a plurality of non-through holes filled with conductive material and connected to the metallic layer portion ..., wherein the IC component is accommodated in the opening such that the metallic layer portion and non-through holes of the second substrate irradiate heat generated by the IC component" as recited in amended Claim 1."

Examiner disagrees. The Office action is clear and show the combination of the references meets all the limitations of the claimed invention.

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Art Unit: 2841

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan T. Dinh whose telephone number is 571-272-1929. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lee Jinhee can be reached on 571-272-1977. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Tuan T Dinh/  
Primary Examiner, Art Unit 2841.